JPH0526221B2 - - Google Patents
Info
- Publication number
- JPH0526221B2 JPH0526221B2 JP1317910A JP31791089A JPH0526221B2 JP H0526221 B2 JPH0526221 B2 JP H0526221B2 JP 1317910 A JP1317910 A JP 1317910A JP 31791089 A JP31791089 A JP 31791089A JP H0526221 B2 JPH0526221 B2 JP H0526221B2
- Authority
- JP
- Japan
- Prior art keywords
- control means
- channel control
- data
- channel
- command
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
- G06F13/126—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine and has means for transferring I/O instructions and statuses between control unit and main processor
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer And Data Communications (AREA)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1317910A JPH03189752A (ja) | 1989-12-08 | 1989-12-08 | データ処理システム |
US07/619,788 US5204950A (en) | 1989-12-08 | 1990-11-28 | Data processing system for transmitting data between a host processor and an i/o device |
EP19900313284 EP0431949A3 (en) | 1989-12-08 | 1990-12-06 | Data processing system with channel control means |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1317910A JPH03189752A (ja) | 1989-12-08 | 1989-12-08 | データ処理システム |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH03189752A JPH03189752A (ja) | 1991-08-19 |
JPH0526221B2 true JPH0526221B2 (en]) | 1993-04-15 |
Family
ID=18093416
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1317910A Granted JPH03189752A (ja) | 1989-12-08 | 1989-12-08 | データ処理システム |
Country Status (3)
Country | Link |
---|---|
US (1) | US5204950A (en]) |
EP (1) | EP0431949A3 (en]) |
JP (1) | JPH03189752A (en]) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5392397A (en) * | 1992-03-30 | 1995-02-21 | International Business Machines Corporation | Command execution system for using first and second commands to reserve and store second command related status information in memory portion respectively |
US5459838A (en) * | 1992-09-24 | 1995-10-17 | International Business Machines Corporation | I/O access method for using flags to selectively control data operation between control unit and I/O channel to allow them proceed independently and concurrently |
US5388210A (en) * | 1993-05-17 | 1995-02-07 | The United States Of America As Represented By The Secretary Of The Navy | Programmable modular network interface for coupling a computer and a plurality of workstation consoles |
JP3599408B2 (ja) * | 1995-03-15 | 2004-12-08 | キヤノン株式会社 | 通信システム及び通信装置及び通信制御方法 |
JPH08249254A (ja) * | 1995-03-15 | 1996-09-27 | Mitsubishi Electric Corp | マルチコンピュータシステム |
US5664219A (en) * | 1995-06-12 | 1997-09-02 | International Business Machines Corporation | Method and system for controlling servicability of adapters connected by an I/O channel interface to a computer system |
EP0859327B1 (en) | 1997-02-14 | 2009-07-15 | Canon Kabushiki Kaisha | Data transmission apparatus, system and method, and image processing apparatus |
EP0859326A3 (en) | 1997-02-14 | 1999-05-12 | Canon Kabushiki Kaisha | Data transmission apparatus, system and method, and image processing apparatus |
EP0859324B1 (en) * | 1997-02-14 | 2007-01-03 | Canon Kabushiki Kaisha | Data transmission apparatus, system and method, and image processing apparatus |
SG101460A1 (en) | 1997-02-14 | 2004-01-30 | Canon Kk | Data communication apparatus and method |
US7013305B2 (en) | 2001-10-01 | 2006-03-14 | International Business Machines Corporation | Managing the state of coupling facility structures, detecting by one or more systems coupled to the coupling facility, the suspended state of the duplexed command, detecting being independent of message exchange |
US10019203B1 (en) * | 2013-05-30 | 2018-07-10 | Cavium, Inc. | Method and system for processing write requests |
JP7032631B2 (ja) | 2017-07-04 | 2022-03-09 | 富士通株式会社 | 送受信システム、送受信システムの制御方法、及び送信装置 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4015243A (en) * | 1975-06-02 | 1977-03-29 | Kurpanek Horst G | Multi-processing computer system |
US4495564A (en) * | 1981-08-10 | 1985-01-22 | International Business Machines Corporation | Multi sub-channel adapter with single status/address register |
US4805137A (en) * | 1987-01-08 | 1989-02-14 | United Technologies Corporation | Bus controller command block processing system |
-
1989
- 1989-12-08 JP JP1317910A patent/JPH03189752A/ja active Granted
-
1990
- 1990-11-28 US US07/619,788 patent/US5204950A/en not_active Expired - Fee Related
- 1990-12-06 EP EP19900313284 patent/EP0431949A3/en not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
EP0431949A2 (en) | 1991-06-12 |
JPH03189752A (ja) | 1991-08-19 |
US5204950A (en) | 1993-04-20 |
EP0431949A3 (en) | 1993-11-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4488231A (en) | Communication multiplexer having dual microprocessors | |
CA1183273A (en) | Interface mechanism between a pair of processors, such as host and peripheral-controlling processors in data processing systems | |
US5165022A (en) | Channel and control unit having a first I/O program protocol for communication with a main processor and a second universal I/O program protocol for communication with a plurality of I/O adapters | |
US4562533A (en) | Data communications system to system adapter | |
EP0471354A2 (en) | Intelligent network interface circuit | |
JPH0526221B2 (en]) | ||
US5101477A (en) | System for high speed transfer of data frames between a channel and an input/output device with request and backup request count registers | |
US5444860A (en) | Translator system for message transfers between digital units operating on different message protocols and different clock rates | |
EP0336547B1 (en) | Computer network and method for operating it | |
EP0115348A2 (en) | Remote initialization of interconnected communications stations | |
EP0049158B1 (en) | I/o data processing system | |
EP0055741B1 (en) | Input/output system and method of communication for peripheral devices in data processing system | |
EP0424658A2 (en) | Computer system | |
EP0412269A2 (en) | Channel and extender unit operable with byte mode or non-byte mode control units | |
EP0055763B1 (en) | Input/output processor and method of communication for data processing system | |
JP2848442B2 (ja) | 任意メッセージデータ判別方式 | |
JPS5850410Y2 (ja) | 割込み優先順位制御装置 | |
JP2948380B2 (ja) | データ通信装置 | |
JPS62544B2 (en]) | ||
JPS6253046A (ja) | 産業用ロボツトのデ−タ通信装置 | |
JPH0576821B2 (en]) | ||
JPS6245575B2 (en]) | ||
JPH0511339B2 (en]) | ||
JPH08185286A (ja) | プリンタコントローラ | |
JPS6029987B2 (ja) | デ−タ転送制御方式 |